Hello,
My customer has a question about ADS54J54.
[Q]
Does ADS54J54 transmit K28.5 character when JESD204B receiver (FPGA) set low on SYNCb pin before ADS54J54 receive SYSREF signal ?
Best Regards,
Hiroshi Katsunaga
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
My customer has a question about ADS54J54.
[Q]
Does ADS54J54 transmit K28.5 character when JESD204B receiver (FPGA) set low on SYNCb pin before ADS54J54 receive SYSREF signal ?
Best Regards,
Hiroshi Katsunaga
Hiroshi,
Per the JESD204B standard, the device will start sending K28.5 characters as soon as it detects a high to low transition on the SYNC input. Since SYSREF is not used in subclass 0 and 2, this is why it cannot be used to start the flow of these characters.
Regards,
Jim