• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 1075 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Seek for sample rate>2G, ENOB 12bits ADC solution

Jenny Lu69
Expert 1810 points
Other Parts Discussed in Thread: ADS54J64, ADS54J60, ADS54J69

Hi engineers,

I am looking for a ADC solution of sample rate>2G, ENOB equals to 12bits solution, and I haven't found on the TI website, could anyone give me some help? I do not have other requirements, and also can accept  two pieces of ICs to implement my application.

Thanks!

Best Regards,

Jenny

  • 0
    TI__Mastermind 44680 points
    Hi Jenny
    What is the input frequency range required for your application?
    Best regards,
    Jim B
  • 0 in reply to Jim Brinkhurst1
    Expert 1810 points
    Hi Jim B,

    The input frequency is the signal of the 200M bandwidth, and the high sampling rate is needed to improve the SNR for sampling. The requirement is 2GHz sampling rate, ENOB 12bits.

    Before I intend to use ADS54J64 of 1G sample rate, the sampling rate of 2GHz is realized by interwoven sampling, and the nominal ENOB of the device is 11.6 bits, which is the closest approach of my requirement.

    If a 500MHz rate of ADC interwovened be used , the ENOB can be reached, but it will take 4 pieces, it is a issue to produce phase-shifting clocks and 4 channels synchronization of 2GHz will be difficult.

    So, I'd like you to recommend a reliable and simple solution to the requirements. Thanks a lot.

    Best Regards,
    Jenny
  • 0 in reply to Jenny Lu69
    TI__Mastermind 44680 points

    Hi Jenny

    I will assume from your statement of "200M bandwidth" that the input signal frequency range is from 0 MHz to 200 MHz and no higher.

    It is also possible to have a signal with 200 MHz bandwidth that is much higher in frequency, for example from 1500 MHz to 1700 MHz. As the actual input frequency increases, sampling jitter effects will begin to reduce the SNR and ENOB, so it is important that we are clear regarding the actual signal frequencies being sampled by the ADC.

    You are correct that the ADS54J64 (or ADS54J60) devices have the highest available ENOB at 1 GSPS rate.

    You might also want to consider the ADS54J69. This is a dual input 16bit, 500MSPS device with ENOB of 12.1 bits. 500MSPS will be adequate to sample your 0 to 200 MHz input signal.

    Best regards,

    Jim B