Hi sir,
We're interested in DAC39J84. The current situation is that the response time of our project to the whole system is strict. We want to know that from the FPGA gives the jesd data to the DAC output analog signal ends. What is the exact time delay of the process?
Thanks a lot. Waiting for your response.
Best Regards,
Jenny