• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 582 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC37J84EVM: Operating at a 1GSps DAC input & clock rate with DC coupled outputs

Apurva Gowda
Prodigy 220 points
Part Number: DAC37J84EVM
Other Parts Discussed in Thread: DAC37J84, DAC38J84

Hi,

I would like to test the DAC37J84 using the EVAL board in our system. We would like to run it at a sample rate of 1GSps, externally clocked at 1GHz. I have a few questions regarding the eval board's DAC outputs:

1) Is there a post DAC filter that filters out the the higher nyquist zones on the eval board or the DAC chip?

2) We need to be able to DC couple the output of the eval board, is that possible?

3) I just wanted to confirm that all four of the DAC channels can be run at 1Gsps sample rate simultaneously with a 1GHz clock, correct? There is no interleaving mechanism for the DAC inputs that lowers sample rate?

Thanks,

Apurva

  • 0
    TI__Guru* 79134 points

    Hello,

    1. No, the DAC EVM is meant to be general purpose evaluation for all output frequencies, hence we cannot place a very specific filter on the DAC output as different customers have different requirements.

    If you are interested in a particular filter, check out the TSW38J84 (with DAC38J84 + TI modulators). You may be able to implement this on your board.

    2. Yes, it is possible. Please refer to following app note for examples.

    The DAC38j84 has additional 2.75mA of bias current on top of the 30mA driver. You will need to account this by placing additional 2.75mA constant DC current on both p and n leg of the DAC output

    3. Correct. This DAC has no interleaving mechanism.

    -Kang