• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 462 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC38J84: Channel consistency

min hu
Intellectual 990 points
Part Number: DAC38J84

ADC chip will give a Channel consistency parameter,e,g,

any such parameters for DAC38J84(4 independent channel mode with real input)?

  • 0
    TI__Guru* 91947 points

    3821.multiple DAC sync.pdf

    Min,

    The output delay with respect to the sample clock is shown in section 6.9. If all the DAC's are running in subclass 1 mode and all receive the device clock at the same time, the outputs should all be valid within about 2ns of the falling edge of DAC clock. See the attached document for actual test results using two DAC EVM's synchronized to the same reference source.

    Regards,

    Jim