• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 602 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC38RF82EVM: What's the meaning of "sysrefphase4 state has been observed in the sysrefalign logic at least once since the last sysrefalign sync" in Alarm Monitoring?

Tong Xu
Intellectual 515 points
Part Number: DAC38RF82EVM
Other Parts Discussed in Thread: DAC38RF82

Hi everyone,

I created a project in Vivado to interface DAC38RF82EVM with HTG700 board and got the waveform I wanted.

However, I still get some alarm related with SYSREF from the GUI.

It says:"

sysrefphase4 state has been observed in the sysrefalign logic at least once since the last sysrefalign sync.

sysrefphase1 state has been observed in the sysrefalign logic at least once since the last sysrefalign sync.

align_to_r3 state has been observed in the sysrefalign logic at least once since the last sysrefalign sync.

align_to_r1 state has been observed in the sysrefalign logic at least once since the last sysrefalign sync.

"

I read the datasheet of DAC38RF82 and cannot find a detailed explanation that I can understand.

Can anyone tell me the meaning of this alarm info?

Thank you.

Regards,

Tong

  • 0
    TI__Genius 9695 points
    Hi Tong,

    See section 8.3.10 of DAC38RF82 datasheet for a description of the SYSREF phases used to aid deterministic sampling of SYSREF in the SYSREF align block. For most applications using a low frequency reference clock to the DAC internal PLL, the SYSREF align block is bypassed so that the alarms you are seeing can be safely ignored.

    Thanks,
    Eben.