Hi,
what is the minimum and maximum levels for the CLK input (pin 1)?
I have searched the data sheet but can't find any specification or other details.
Thanks,
Mike
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
what is the minimum and maximum levels for the CLK input (pin 1)?
I have searched the data sheet but can't find any specification or other details.
Thanks,
Mike
Hi Mike,
In the electrical characteristic table, there is a "DIGITAL INPUT/OUTPUT" section that gives the following specifications:
VIH (input high) and VIL (input low) should apply to the clock input. The minimum VIH and the maximum VIL tell you the digital thresholds that your clock signal will need to achieve to work with the ADS1281.
Additionally, there is an absolute maximum ratings table near the front of the datasheet that puts absolute limits on input voltages in order to avoid damaging the device
Let me know if you have any additional questions!
Best regards,
Chris