• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 661 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC32RF45: How Routing the JESD204B Layout?

Louis Han15
Genius 4680 points
Part Number: ADC32RF45

Hello

Can you JESD204B Help the Layout for pass through the DCDC Zones?


DCDC Part the LMZ31520RLGR and TPS84A20RVQR.

Can the JESD204B pass through the inner layer of the Under DCDC Zone?
or Do you have to avoid it unconditionally the DCDC?
How do you have recommend the routing the JESD204B Line?
Regards.

  • 0
    TI__Guru* 91947 points

    Louis,

    I am guessing the power will be routed to internal power planes with GND layers either above them or below them or both. You can then route the JESD204B serdes lanes on the top or bottom layers maybe along the top or bottom edge of the board to stay clear of the power devices. For instance, if you have the regulators on the top of the board, I would try to route the serdes on the bottom of the board or layers near the bottom. The trace length is not critical for the serdes lines and the pair to pair routing can have a lot of skew due to the elastic buffer feature of this standard. If using internal layers for these, make sure there is a continuous GND plane above and below the signal traces with no splits. See the attached document for more guidelines for routing these signals. You can download the board design files for all of our high speed data converter JESD204B EVM's, including the ADC32RF45EVM for an example. These are located under the product folders on the TI website. 

    Regards,

    Jim

    6153.High Speed Serial Link Layout Recommendations.pptx