• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 657 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12J4000: About ADC Test Pattern

Toshiyuki
Mastermind 7075 points
Part Number: ADC12J4000

Hi,

Customer is using ADC12J4000EVM, then I have a question about ADC Test Pattern. The ADC sent the ADC Test Pattern, however, the FPGA received the different data as follows. Please let me know the root cause of this issue.

transmitted data *ADC Test Pattern

FPGA received data

 Best Regards,

 Toshiyuki

  • 0
    TI__Intellectual 2750 points
    Hello Toshiyuki,
    I have sent this over to an engineer that works with the ADC12J4000
    Regards,
    Brian
  • 0 in reply to Brian2001
    TI__Mastermind 43820 points

    Hi Toshiyuki

    The highlighted values are definitely incorrect. 

    What FPGA platform is the customer using to capture the ADC data?

    Does the customer see the same incorrect values in every frame, or are the values not consistent from frame to frame.

    Can they try reducing the ADC clock rate to see if the errors are the same at lower serial line rate?

    Can they try increasing or decreasing the serializer pre-emphasis to see if that changes the behavior?

    Best regards,

    Jim B