This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS42JB69EVM: SPI interface mapping

Part Number: ADS42JB69EVM
Other Parts Discussed in Thread: ADS42JB69, LMK04828

I would like to use FPGA  instead of USB to program ADS42JB69 and LMK04828.

How does SPI_D[7:0] from FMC connector map to SPI interface of ADS42JB69 {sdout, sclk, sdata, sen} and SPI interface of LMK04828 {spi_en, spi_clk, data_out, data_in}?

Thank you very much.

 

  • SiuKwin,

    The signals are passed through the CPLD on the EVM. Some of these signals go to both the ADC and LMK. The mapping is as follows:

    FMC Pin#       Signal

    C14                 SCLK and SPI_CLK 

    C15                 DATA_IN and SDATA

    G15                 SDOUT and DATA_OUT

    G16                 SPI_EN

    H16                 SEN

    The CPLD source code is attached for your reference.

    Regards,

    Jim

      8306.firmware.zip