• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 807 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS8353: ADS8353

Eric Cui13
Intellectual 920 points

Part Number: ADS8353

hi,

1. Datasheet, page 39, the first 16 pulses when reading the converted data,
What data should SDI specifically write?

2. Datasheet, page 38, in the timing of reading the register data, how many numbers of pulses is N?

Thank you.

  • 0
    TI__Guru 55466 points

    Hi Eric,

    -Page 39 shows the 32-CLK Dual-SDO mode timing. If you only need to read ADC conversion data, SDI can be set to '0'.
    The device only requires SDI data when performing a write operation or reading CFR/REFDAC registers, for example, changing the device configuration (writing CFR) or changing the REFDAC register values. Table 6 shows the CFR register field descriptions, and Table 7 shows the REFDAC register field descriptions. 

    - N is the number of SCLKs required in the frame, and it is a function of the device configuration, as shown on Table 4. For example, the minimum SCLK falling edges for 32-CLK, Dual SDO mode is N=32 CLKs; while the minimum SCLK falling edges for 32-CLK, Single SDO mode is N=48 CLKs.

    Let me know if you have additional questions.

    Thanks and Regards,
    Luis