• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 310 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMP92066: Initial Power-up with -5V instead of 0V

Antonio Fadhel
Genius 9410 points
Part Number: LMP92066

Hi Team,

I received the following LMP92066 questions and would like your suggestions regarding having the default output at -5V. What would you recommend? Regarding the programming tools and connections questions, I assume this is typically done by the system processor since it's just a set of I2C writes, and pull-ups can be in the processor if they are of similar strength, correct?:

We need advice and a full solution for EEPROM programming:

  • What is the Burner tool do we need to use (software and also USB adapter)
  • What is the connector we need to use in our circuit and what are the inputs and outputs from the LMP92066PWP we need to connect.
  • How can we start the process with -5V and not 0V in order to avoid damaging the component that will be connected to the DAC output.
  • What is the Right way to connect the LMP92066PWP to the FPGA/ARM in order to burn the EEPROM
  • Do we need to put the I/O pins with Pull up like in the schematic or we can pull them up by the FPGA or by the USB burner.

Thanks,

Antonio

  • 0
    TI__Guru 53773 points
    Hi Antonio,

    For -5V operation, VDD should be +5V, VDDB should 0V, and VSSB should -5V. At POR the output should follow the VSSB supply to -5V.

    We have created an EVM for this device, LMP92066EVM, which can be used to evaluate the EEPROM burning process. The EEPROM is accessed through the I2C interface, so it should be straight forward to connect it to the FPGA. The pullups can be internal or external, as long as they are of a correct value for the expected capacitance of the SCL and SDA lines.
    www.ti.com/.../slva689.pdf

    Thanks!
    Paul