This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12J4000EVM: ADC and LMK configuration

Part Number: ADC12J4000EVM
Other Parts Discussed in Thread: ADC12J4000,

Hello!

We are supposed to work with a combo ADC12J4000 + Xilinx VC707 (Virtex 7 FPGA). We haven't received the ADC kit yet but, since our timetable for the project is quite pressing, we would be happy to have an example of how to configure the ADC and LMK registers so that we could use the kit in the following configurations:

1. 4Gsps raw ADC stream;

2. DDC with decimation factor 4 (1Gsps Re+Im).

Thank you in advance,

Kind regards,

Ilya.