This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC32J44: What is meant by "quad channel device"?

Other Parts Discussed in Thread: ADC32J44, ADC34J44

Hello.

I'm a bit confused about the adc32j44 datasheet (http://www.ti.com/lit/ds/symlink/adc32j44.pdf)

The datasheet states "The detailed frame assembly for quad-channel mode is shown in Figure 158".  What is meant by "quad-channel mode"?  My understanding is that the ADC32J44 is a dual channel device.

Also, there are further references to four channels:

 - Table 17 - ALIGN TEST PATTERN, this bit aligns test patterns across the outputs of the four channels

-  Table 1 - Aperture delay matching - between four channels on the same device

I'm trying to figure out how the JESD framing works on this device, so I would like to know if Figure 158 is accurate. (The diagram seems to show 4 octets per frame when in LMFS 2221 mode...)

Thanks for the help.

  • Variac,

    The ADC32J44 data sheet was derived from the ADC34J44 data sheet, which is a quad device, and there were several places where the comments about four channels were to be replaced with two channels. This will be fixed in the next release of the data sheet.

    In Figure 158, this is actually showing 2 frames worth of data so it is correct as is.

    In Table 1, I did not see any reference "between four channels" mentioned. 

    Regards,

    Jim

  • Hi Jim.

    Thanks for the explanations.  Makes sense that Figure 158 is showing two frames.

    Please see below for the reference to four channels in table 1 (page 17):

  • Variac,

    This is another typo.

    Regards,

    Jim