• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 398 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DAC80004: NO OUTPUT

DAC80004: NO OUTPUT

Andras Nagy
Prodigy 20 points
Part Number: DAC80004

Hello Guys,

I have similar problem as you had, and you forgot to post the solution. What was the issue in your case?

According to the datasheet, the CLR pin is falling edge sensitive, so keeping it high or low has no difference in operation.

Andras

  • 0
    TI__Mastermind 46290 points
    Andras,

    Unfortunately sometimes the nature of this forum and everyone's understandable deadlines - we don't always get closure from the posters. In this case I'm not sure we can count on getting Walsh's specific feedback, but certainly they have the opportunity to post here.

    Regarding your specific issue, are you holding the CLR pin low and having issues with communicating with the DAC? Otherwise can you share more specific details about your situation for us to help with?
  • 0 in reply to Kevin Duke
    TI__Mastermind 46290 points
    Andras,

    Just checking in on this topic again.
  • 0 in reply to Kevin Duke
    Prodigy 20 points

    Hello,

    My problem is solved today. I make a software reset to the DAC, and increased the delays between the last CLK signal and the SYNC signal. I am not really sure which modification solved the problem... If the software reset is necessary, or the device needs any initialization before usage, it would be nice to included these in the datasheet. I am happy with the default settings of the device, so initially I didn't do any initialization or reset, after power on (with a delay of around 500ms) I started sending the output values through SPI. I also modified the connection of my CLR pin, and now it is connected to VCC.

    Regards,
    Andras

  • 0 in reply to Andras Nagy
    TI__Mastermind 46290 points
    Hello Andras,

    Thank you for the update.

    I do not believe any initialization sequence is required in terms of issuing a reset to the device, otherwise as you indicated it would be reflected in the datasheet.

    SCLK to SYNC rising edge timing does have a requirement, though, which could likely have been the solution for you. This requirement is listed on page 8 of the datasheet as td1 with a minimum of 5ns for 4.5-5.5V supplies and 10ns for 2.7-4.5V supplies.

    If you want to pursue the root cause further I'm happy to support that. Otherwise if you're satisfied with your outcome we can leave this thread alone.