This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54J40: JESD IP core License

Part Number: ADS54J40
Other Parts Discussed in Thread: ADC12D1000, ADC12D800RF

Hi

I am planning to spin my custom board with an FMC connector with the ADS54J40 and was wondering if I would need to purchase the JESD204 IP Core Licence from Xilinx if I want to read data off the ADC  using an FPGA evaluation kit such as the KCU105. 

  • Aravind,

    Not if you use an existing firmware bit file. TI has these that allow you to test this board with the KCU105 using TI's HSDC Pro GUI. If you plan on using Xilinx firmware to compile a new design (must likely) you will need a license.

    Regards,

    Jim

  • Thanks Jim! Would that be the case  even if I use the EVMs and KCU105 to access the data off it to process it real time to store only the processed data in say the SD card slot in the KCU105?

    Also in that case would it be better to go for an ADC with the parallel LVDS interface like the ADC12D1000 or ADC12D800RF and directly interface with an evaluation board like the ultrazed/picozed to circumvent the need to purchase the JESD license.

  • Aravind,
    For your first question, yes. For your second question, that is true but don't let the license cost determine the best ADC to use. If you switch to LVDS, you will be required to route many more signals than if you used a JESD device.
    Regards,
    Jim
  • So if I want to do any processing with the data off the EVMs, I will have to recompile the design and that would required me to have the JESD license from Xilinx, correct?

    That answers my question and also at the same time puts me in a bit of a situation. The JESD license is pricey at 6790$ ( if I am right) from a grad student standpoint. But I understand the hassles and risks associated with having to run many more high speed lines.
  • Aravind,

    I do not know exactly what you are trying to do but you can compile a design in Vivado and use chipscope to view the data. This is one option. You can also use HSDC Pro GUI wit the KCU105 and extract the captured data. Would one of these options help you out? You may also want to contact Xilinx. They may have a time limited license you could obtain for free.

    Regards,

    Jim

  • Jim

    I am currently using the TSW14J56 with the ADC EVM to capture the raw data and processing it offline. Right now I am limited by the max amount of data I can store in a capture which is the 4GB memory in the TSW14J56. I probably do not need the KCU105 for just capturing and storing the raw data.

    Also at these high data rates, I do not want to keep the raw data and want to process and keep only the required info thereby reducing data volumes- mean,variance, and other higher order statistics along with averaged FFT results which is what I need the KCU105 for. I also have a form factor constraint which is why I need to spin a custom board and want to have a smaller FPGA carrier board to interface to. The TI ADC EVM is small enough, but not the KCU105. So I am looking at the Ultrazed, Picozed class of boards. If there were a small enough FPGA carrier board with an FMC connector, that would be ideal, but such a product do not seem to exist.
  • Aravind,
    If there is nothing else, I would like to close out this post.
    Regards,
    Jim