Hi Dear expert,
In datasheet of DAC2904, it didn't list the electrical spec requirement of sampling clock input. for eg, required input level of clock, can you please help provide?
thanks very much for your support.
BR,
Joyce
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Dear expert,
In datasheet of DAC2904, it didn't list the electrical spec requirement of sampling clock input. for eg, required input level of clock, can you please help provide?
thanks very much for your support.
BR,
Joyce
Joyce,
This is a legacy Burr Brown part and the designers are no longer available. Per the data sheet:
"All digital inputs of the DAC2904 are CMOS compatible. The logic thresholds depend on the applied digital
supply voltages, such that they are set to approximately half the supply voltage; Vth = +VD/2 (±20% tolerance).
The DAC2904 is designed to operate with a digital supply (+VD) of +3.0V to +5.5V".
I would suggest following this guideline and keeping the max input below VDD as the absolute rating is VDD + 0.3V. An example of how this clock can be driven is shown in the attached schematic which is using a DAC90x part (from the same family but is a single DAC).
Regards,
Jim