Part Number: ADS5263
Looking through the datasheet for the ADS5263 - it talks about three data transmission modes: Bit-wise Mode, Byte-wise Mode and word-wise mode this can be seen in table 7 (Summary of Output Interface Options (continued)) and figures 53 to 58.
However, the register map to configure the three mode is somewhat confusing and only refers to Word wise mode & Byte-wise mode (register 0x28). We’ve designed our FPGA to take the bit-wise data stream from the ADC, as outlined in the early sections of the datasheet. But cannot see the register to configure the ADC to output this format?
Register 0x28 states how to enable word- wise mode but if it’s left disabled, its Byte-wise mode:
Please could you clarify the datasheet and advise if the bit-wise mode is a feature and if so, what registers do we need to set to output this data format?

