Other Parts Discussed in Thread: ADS42JB49EVM, , ADS42JB49, DAC38J84
Hi,
I have DAC38j84EVM and KC705 connected. DAC configuration is LMF_148, DAC input data rate 39.0625 MSPS, DAC output data rate 156.25 MSPS and line rate is 3.125 Gbps. External clock frequency is 312.5 MHz and it is generated from ADS42JB49EVM (SMA output clock port).
On FPGA, I see that SYNC is not stable and is toggling. DAC alarm shows Elastic Buffer Overflow set. If this error is disabled for SYNC request, the link is stable. What causes this error?
I have attached DAC config file GUI_DAC38j84_148_3p125GBPS.cfgAlso I need a clarification on DAC sampling rate. I have ADS42JB49 and DAC38j84 connected through 2 KC705 boards. My ADC sampling rate is 156.25 MSPS and line rate of 3.125G (LMF_221). For DAC (LMF_148) to have same sampling rate and line rate, what is the valid configurations on input data rate and output data rate.
ADC being 14 bit and DAC 16 bit, cause any issue?
Any help will be greatly appreciated.
Thanks,
Iranna