• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 279 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC60508: Buffered Input

Matthew Bogenschultz
Prodigy 10 points

Part Number: DAC60508

I have a question relating to this DAC.  Is it considered "double-buffered"?  I require a DAC that maintains its previous value while the next value is being loaded into the register.  I have done this in the past with other DACs, and they refer to this as "double-buffered" but there is no mention here.

Thank you,

Matt

  • 0
    TI__Expert 5820 points
    Hi Matt,

    Yes, the DAC output will remain at the previous value until the SPI transaction is complete and the new data is latched into the DAC data register. This occurs on the rising edge of CS in asynchronous mode. If further customization is needed regarding update timing an LDAC trigger can be used. See section 8.3.1.3.1 for details.

    Thanks,
    Garrett