• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 48 subscribers
  • Views 445 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12D1600: pin-package delay

heino Smit
Prodigy 40 points

Part Number: ADC12D1600

Hello,

Is there information available with respect to pin-package delays of the ADC12D1600CIUT?
I want to use this information for the PCB layout to minimize the skew between the LVDS lines (clock and data).

Kind regards,
Heino

  • 0
    TI__Mastermind 44680 points
    Hello Heino
    We don't have detailed pair by pair timing information available for this device, but systematic skew is quite low between data and DCLK pairs.
    Our standard recommendation is to route all data and DCLK signals with matched delay.
    Best regards,
    Jim B