Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC38RF80EVM: DUAL DAC mode crashes instantly after set up of DAC B - User's guide CMODE3 instructions followed (On-Chip PLL Clock Mode)

Part Number: DAC38RF80EVM

Hello all,

I have a critical fail when I try to run the DAC38RF80EVM configuration in DUAL DAC mode, following the CMODE 3 example given in the DAC38RF8xEVM User's Guide.

Configuration :

-DAC38RF80EVM (5V / 1.5A) + TSW14J56 (5V / 3A),

-PC running Win 7, language set up in US English,

-Rohde & Schwarz SMA100A generates CW signal at 384 MHz (see Clock_384M.png), connected to J4 SMA connector on DAC38RF80EVM,

-DAC A and DAC B outputs from DAC38RF80EVM are connected to a SMA splitter, which goes to an R&S FSWP in Spectrum Analysis mode,

-All the hardware and software configuration are exactly those from the User's Guide instructions for CMODE3 (On-Chip PLL Clock Mode).


All is OK from beginning to step 11 included (in CMODE3, page 12 of the User's Guide PDF), see in the chronological order :

-GUI_QuickStart.png (GUI set up),

-HSDC.png (HSDC set up),

-HSDC_send_message.png (message that appears after clicking on "send", but seems normal according to some discussion here on TI-support),

-DAC_A.png (DAC A set up in GUI),

-Single_DAC.png (output seen on the FSWP, tone @ 2140.1 MHz as expected).


At this point all is OK, "PLL out of lock" indicators (in GUI / Clocking) are OFF, and power usage is 1.79A for the TSW, and 1.46A for the DAC EVM.

Problems start appearing when testing the Dual DAC mode, as shown in step 12 of the instructions :

-DAC B is set up according to the insructions (see DAC_B.png),

-When clicking on "UPDATE NCO", the second tone @ 1960.1 MHz appears (see Dual_DAC.png), but after a few seconds there's no output anymore, and the power usages fall to 1.46A and 0.82A respectively,

-Starting from here, it's impossible to get the board working as expected, and the the two indicators for the PLLs are ON (which means the PLLs are out of lock, see PLL_out_of_lock.png),

-The only way to make it work again is to restart the whole process.


This problem gets me quite confused actually, as I followed precisely the instructions from the User's Guide. It's also weird that it works in single DAC mode, and not in Dual DAC mode (it would have been less surprising if there was no output at all in any configuration). Please note that I have the same result even when changing the configuration and ticking/unticking the various checkboxes available in the DAC EVM GUI (e.g. : "Add path AB sample (adjacent DAC)" in "Digital(DAC A)", which we are not asked to tick, but appears ticked in the Figure 11 of page 12 of the User's Guide).


I hope I've given sufficient information on my environment and configuration, and thank you in advance for your help.


Regards,

Hugo

  • Hi Hugo,

    Thank you for the thorough explanation of your issue. One of our experts will be back with you soon.

    Best Regards,

    Dan
  • Hugo,

    You mentioned a 1.5A supply was used by the DAC. When I run in this mode, the supply is drawing 1.55A. Have you tried a supply with a higher current rating? If so and you are still having issues, go to the Alarm Monitoring tab and click on "Clear All Errors and Read" and send me the screen shot.

    Regards,

    Jim

  • Hi Jim,

    Thank you very much for your quick answer. I've juste tried with a 2A supply, and it works !! It's actually drawing 1.5035A...

    I was certain that it was not directly linked to the configuration made, from the weird behavior it had. Anyway, you just helped me a lot, I can now go further in my testing :) .

    It was not a complex solution though, but this post may help others with the same issue ! Thank you for that Jim.

    Regards,

    Hugo