Other Parts Discussed in Thread: OPA336
Hi,
I received some questions concerning ADS1204:
- Are there any requirements for power-up & -down sequencing for AVDD (5V) and BVDD (3V3) for ADS1204? Or can they ramp up/down in either sequence?
- Refering to DS page 19: Do both rails (5V AVDD and 3V3 BVDD) need to ramp before any signal is applied to CH x+/x- or is ok to have just AVDD ramped before having a signal at the analog inputs?
Same question for CLKIN - is it ok to apply CLKIN when only BVDD is available or do both rail need to ramp up first? - Refering to DS figure 26 (single ended sources): Shouldn't there be an RC-filter also at the output of OPA336 (ie inverting analog inputs of ADS1204) similar as for the non-inverting analog inputs?
Thanks & BR,
KF