This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

interfacing ADS5400EVM and DAC5682ZEVM with altera Stratix IV E development kit

Other Parts Discussed in Thread: ADS5400

hello I am working with altera FPGAs and i need to connect the DAC and ADC evalution modules from texas instruments to the altera Stratix IV E development kit like apears in this link:

http://www.ti.com/ww/en/analog/highspeeddataconvertersaltera/

There is any project example in quartus(or some information) to made a test of this boards to see that is works?

thanks

 

  • Hi,

    We supply the adapter board to connect to the development platform (in the case of the ADC, anyway) but we do not have project code for the development platform.  That is something you will have to develop.

    Regards,

    Richard P.

  • Richard,

     

    I was just going to put in a request for any code (VHDL or Verilog) that was used to prove out the Highspeed ADC EVM-Altera HSMC interface board to jump start my evaluation. 

     

    If no code has been written to test the interface as it is intended to be used, then how was the design ultimately proven-out and accepted for production?

     

    Thanks,

     

    Keith

     

     

  • Hi,

    Our EVM was developed to connect to our TSW1200 Capture Card, which uses a Xilinx Virtex4.  Customers do ask for the source code for the TSW1200 occasionally, but when the target FPGA is not a Virtex then the source code might then be just for reference.  Last year we worked with the various FPGA vendors to offer the bridge cards to allow the data converter EVM to plug into the FPGA development platform.  In each case, the FPGA vendor 'assigned' our signals to the conenctor to the development platform and we just made the adapter card and made it available.  The FPGA vendor was responsible for making sure that the clock signals ultimately get to a clock capable input pin or that the LVDS data signals get to pins that can be LVDS input pairs with termination.   With three FPGA vendors out there, each with three product families (low end, midrange, and flagship) and generations of product within those families, we do not have all these different platforms to be able to code up an interface on each.   I think the FPGA vendors themselves have created demo setups of a TI data converted EVM bridged into their development platform, so each bridge card family has been tried out.

    Regards,

    Richard P.

  • Thank you for your quick response.

    I have checked the Altera website and have not found any examples/app notes for connection to your EVMs available.  Do you have a contact at Altera that would be familiar with your HSMC interface board?

    I will be interfacing to your ADS5400 Eval board next week.  If I could save some time on coding/proving the interface, I would be quite happy.

    Thanks,

    Keith

  • Hi,

    I have attended Altera development conferences along with with our Marketing Manager, Chuck Sanna, so i know Chuck has contacts in this area both with Altera and the distributors.  I spoke with Chuck, and he suggests you give him a call and he can try to point you in a good direction.  Chuck's contact number is 214-567-3952.

    Regards,

    Richard P.

  • Thank you Richard!  I really appreciate your help.

     

    -Keith