• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 282 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC128S102QML-SP: CS high time requirement

Michael Ford
Prodigy 160 points
Part Number: ADC128S102QML-SP

What it the CS select high time requirement for ADC128S102QML?

Is there any history of spurious incorrect outputs readings on some devices under normal operation?

  • 0
    TI__Genius 17125 points

    Hello Michael,

    We have not characterized the minimum time CSb must be asserted high to take effect, but the time is very low and well under 10 ns.

    We have not seen any incidences of incorrect output readings that were not attributed to an application error.

    Common issues we see:

    -There must be a full 16 clock cycles with CSb low or the input register will not be updated and the previous programmed input will be sampled.

    -Taking an unused input below or above the power rails with cause an error in the conversion of the input being sampled.

    Let me know if you have any other questions.