• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 325 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS5294EVM: High ADC noise floor in ADS5294 Evaluation Board

Suraj Gaonkar
Intellectual 330 points
Part Number: ADS5294EVM
Other Parts Discussed in Thread: ADS5294

hi all,

we are using ADS5294 EVM with KC705 (FPGA EVM) for data capture

we have terminted the ADC input and captured ADC output data. 

we are seeing  high noise floor of about 50dB.

Please let us know what could be cause for the above issue.

  • 0
    TI__Expert 6040 points

    Thanks for using the ADS5294 EVM!

    before any conclusion, please confirm whether the FPGA capture timing is correct: 

    1. using test pattern to verify your FPGA timing, like RAMP pattern or so. 

    2. you can power down the ADC analog portion  using PDN_PARTIAL to isolate the board issue or ADC issue. 

    the best is to get TI's offical TSW1400 board to make sure the ADS EVM perform correctly. 

    Thanks!