This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC08D502: Question about the sample rate

Part Number: ADC08D502
Other Parts Discussed in Thread: ADC08D500

Hi team,

When I read the ADC08D502 datasheet, it said it's a Dual 8-Bit, 500 MSPS A/D Converter. I noticed that it has 2 ADC cores inside the chip. So my question is what's the definition of the 500Msps? Which one is correct between a and b as below?

a. Each ADC core can do 500Msps, so 2 ADC cores can sample the same input at 1Gsps with interleaving.

b. Each ADC core can only do 250Msps, the 2 ADC cores can sample the same input at 500Msps with interleaving.

What's more, when I read ADI AD9288BST-100 datasheet, it said it's a Dual 8-Bit 100 MSPS ADC. So for this device, each ADC core can sample at 100Msps or 50Msps?

I am just a little confused about the sample rate claim in the datasheet between TI and ADI. So hope you could help on this. Thanks.

Best regards,

Wayne

  • Wayne,

    This part has two internal ADC cores, each capable of sampling data at 500Msps. Both ADC's have a demux 16 bit output (interleave data). This output data bus runs at 1/2 the sample rate of the ADC. The user will have to properly interleave the two 8 bit output words to create a single 8 bit word stream.

    Regards,

    Jim

  • Hi Jim,

    I noticed that we also have ADC08D500 which is similar to ADC08D502. I noticed that ADC08D500 datasheet said it have interleave mode. So can you help explain the difference between ADC08D500 and ADC08D502 on the interleave function? Thanks.

    Best regards,

    Wayne

  • Wayne,

    The ADC08D500 has the option to interleave one of the inputs and send it to both ADC's for 2x sampling (1GHz). This is the main difference.

    Regards,

    Jim