This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
"JESD clock" description in DAC39J84 datasheet isn't accurate enough.
So I turned to DAC38RF84 datasheet and found "SERDES PLL REFCLK".
Do "JESD clock" in DAC39J84 and "SERDES PLL REFCLK" in DAC38RF84 have the same functionality?
Are "JESD clock" and DACCLK aligned in DAC39J84?
Do "JESD clock" frequency equal to fDATA?
Hi Art,
We are taking a closer look into your question, and will be back with you soon.
Best Regards,
Dan
4188.DAC38J84 Clock, PLL and SERDES Configuration.docxArt,
Please see attached document.
Regards,
Jim