• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 588 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS7853: ADS7853 clock period concern

Rock Su
Intellectual 2220 points
Part Number: ADS7853


Dear colleague,

Our customer plan to use ADS7853 in 1MHz sample rate, the clock frequency is 33.3333MHz, the clock period is 30ns.

But in datasheet as below, tclk MIN is 29.4ns, 30ns is very close to 29.4ns, is that a problem?

Best Regards,

Rock Su

  • 0
    TI__Guru 66906 points

    Hi Rock,

    Thanks for your post.

    The CLOCK period of 30 ns is not a concern. The min and max clock period specification is guaranteed to satisfy the requirements to meet all device performance parameters, including across temperature.

    However, it's important to note that the customer will need to use dual-SDO mode in order to achieve the full 1-MSPS throughput. If CLOCK = 33.3333 MHz, and you require 48 clocks per frame (per Figure 92), it will take 1.44 us to complete the conversions and read the data. This is greater than the 1-us data rate period if the sampling rate is 1 MSPS. In other words, single-SDO mode limits the maximum data rate to about 694 kSPS.

    Best regards,