This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS41B29: 1.8VCMOS compatiblity

Part Number: ADS41B29

1.8V CMOS JEDEC standard calls VOL max 0.45V, VIL min 0.63V. This provides 0.18V noise margin.

However, ADS41B29 Low level input voltage max is only 0.4V. This is less than the guaranteed JEDEC VOL.

This makes it incompatible with Xilinx LVCMOS18 IO standard.

Yet the text indicates that it supports 1.8V CMOS logic.

  • David:

    You are correct.  Standard states VIH/VIL = 1.17/0.63 V and the ADS41B29 supports per datasheet 1.3/0.4 V.  Technically this is not compliant.  Practically, it is close enough to be usable.  If compliance is absolutely critical then introducing level translator is possible.