Part Number: DAC34H84EVM
With my current configuration I am getting Y3:FPGACLK of around 384 MHz with divider value set to 2. When I set divider value to 1, the clock disappears.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: DAC34H84EVM
Hi,
I am not an expert for the CDCE62005. You will need to contact clock/timing product support for more detail. The VCO of the CDCE62005 does not support any multiples of 1.25GSPS, and therefore, you will need to use external clock mode to test 1.25GSPS mode
We have some example file for 983.04MSPS evaluation if you would like. They are in the default DAC348x EVM GUI folder:
C:\Program Files (x86)\Texas Instruments\DAC348x\EVM Configuration File Released\DAC34H84\Example CDCE62005 PLL Configuration
Again, for more question on the CDCE62005 product, please contact the clocks/timing product support.