Other Parts Discussed in Thread: DAC5675
Team,
Looking at the DAC5675-EP datasheet - SGLS381A page 7:
-Only typical Clock pulse width (tw(H)/Tw(L)) are given.
Can the DAC operate with a CLK speed as low as 1Mhz?
What would be the drawback to operate at this speed?
Are there some specfic design guidelines to follow to operate at this CLK speed?
-Do we have power consumption figures for Clock speed of 1Mhz?
How can be the power consumption approximated for 1Mhz?
Are there some specific design guidelines to follow to reduce as much as possible the power consumption of the DAC5675?
Thanks in advance!
A.