• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 48 subscribers
  • Views 612 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW14J57EVM: PROGRAMMING THROUGH FPGA

Ujjwala Mishra
Prodigy 50 points

Part Number: TSW14J57EVM
Other Parts Discussed in Thread: AFE7444

Hi,

I am using TSW14J57EVM (REV E) and AFE7444EVM (REV D) boards for ADC and DAC pattern generation. I have verified using HSDC pro GUI. My aim is to program TSW14J57EVM using QUARTUS tool. Which version needs to be used? Right now I am using the quartus 17.1 standard edition. I am not able to verify the device name in quartus tool. The generated device does not exist in the list of available devices in quartus tool. Does HSDC pro GUI plays any role in FPGA programming mode also? What is the sequence to follow in AFE7444 GUI while using programming through FPGA?

  • 0
    TI__Guru* 91947 points

    TSW14J57EVM JTAG.pptxUjjwala,

    Using Quartus v17.0, I can detect and program the FPGA. See attached. Do you include the Arria 10 family option when you installed Quartus on your machine?

    HSDC Pro programs the FPGA using the parallel programming input pins on the FPGA thought the USB3.0 device, not the JTAG interface. The FPGA should be programmed using HSDC Pro after the AFE7444 has been configured.    

    Regards,

    Jim

  • 0 in reply to jim s
    Prodigy 50 points

    Hi,

    Thank you for replying.

    On auto detect device name is - 10AX115S2E2.

    My doubt is can we generate DAC data patterns by programming through FPGA using JTAG connector J3 (instead of HSDC Pro GUI)? Our aim is to generate our own data patterns in FPGA and sending it on DAC.

  • 0 in reply to Ujjwala Mishra
    TI__Guru* 91947 points

    Ujjwala,

    You can load external test patterns that you create using HSDC Pro GUI. Just follow the format required by the software. Examples of external test patterns can be found at C:\Program Files(86)\Texas Instruments\High Speed Data Converter Pro\Test Files.

    You can also program the FPGA using the JTAG and load the FPGA internal memory with a test file but this would be much more work on your end.

    Regards,

    Jim