Part Number: ADS127L01EVM
I am using the ADS127L01EVM with some additional logic to generate a pulse signal synchronized with the ADC sampling that acts on the test circuit generating the signal the ADC is sampling. Using a logic analyzer I found that the chip select signal on the J6 DEBUG header was active while the ADS127L01EVM was idling and then changed to a shorter signal during acquisitions. That allowed me to keep my test circuit synchronized even when I wasn't recording data. Something happened and now the chip select signal is active only when data are being recorded. Is the latter case the expected case, or did I somehow or other change the operation of the board so that chip select is active only when data are being recorded?