I am currently looking the datasheets of different DAC parts. (e.g. DAC1220)
However, I cannot seem to find a parameter that specifies the maximum data rate comparable to the sampling rate in ADCs.
How is this data rate given? I know that the settling time limits the bandwidth of the output signal, but is this also the maximum rate at which the DAC processes the digital signal?
Would the following be an approach to get the maximum data rate?
f_s = f_sck / N
where f_sck is the SPI master clock and N the resolution in bits.