This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC128S102EVM: Mounting, Part List, and SPI interface Questions

Part Number: ADC128S102EVM
Other Parts Discussed in Thread: ADC128S102QML-SP, MSP430F5529, ADC128S102

I plan to use the ADC128S102EVM without the launchpad. I have a few questions:

1. What is the thickness of the board? Since the board doesn't seem to have screw holes, I need to configure edge holders to hold the board.

2. Is there a launchpad breakout board that simply breaks out all of the I/O of the eval module and has mounting holes?

3. What are the part numbers for the J1, JA-JD connectors? The parts list in the users manual is outdated - the part numbers listed do not seem correct. I need to select cables to plug into thrm.

4. The parts list shows U2 (the ADC) as ADC124S.... This seems wrong. Just verifying.

5. My goal is to test the SPI interface used with the space grade adc128s102qml-sp. The ADC182S102QML-SP seems to be very similar to the ADC128S102CIMT, but differs in the SPI clk required and radiation hardening. Besides these differences, are the SPI commands/controls equivalent?

Thank you.

  • Hello,

    I am not sure about the thickness of the board, but it is a four layer board with 1oz copper layers. I would predict it is 0.062"

    The EVM is meant to be used with the MSP430F5529 Launch Pad for evaluation purposes. The header connections provide direct access to the digital pins for external connections, if were to be needed. There is no other boards available. 

    The part numbers for the headers are available in the BOM at the end of the Users Guide, I have looked up all three parts in Digikey, and they are all active, though seem to be out stock. 

    Part U2 is indeed the ADC in the board. 

    There are no differences in the digital communications between the two devices, the commands for one should work for the other.

    Regards

    Cynthia

  • Hi Cynthia,

    Thanks for the quick response and all of the details.

    For J1, TSW-105-07-G-D is a 5x2 connector. This is only a 10 position connector. The images of the board show an 18 Position connector. Are the board images incorrect? What is the 18 position connector part number?

    For U2, the parts list shows ADC124S021CIMM/NOPB. Earlier in the users guide it specifies ADC128S102CIMT. Which is correct?

    Thanks again,

    Jonathan

  • Jonathan

    It seems you have indeed caught some mistakes in the bill of materials. I predict these mistakes were copy paste errors from the ADC124S101EVM, apologies for the confusion.

    1. J1 is an 9x2 position header, with 100 mil spacing. I did a search in Digikey for parts that would fit and there is good selection,
    I would suggest the M20-9760942

    2. The https://www.ti.com/tool/ADC128S102EVM indeed supports the ADC128S102, despite what the BOM states

    Regards

    Cynthia

  • Cynthia, Thanks for your previous replies.

    You said here "There are no differences in the digital communications between the two devices, the commands for one should work for the other."

    However, the datasheet for the ADC128S102 says it only ensures performance with a SPI Clk from 8 MHz to 16 MHz. The datasheet for ADC182S102QML-SP says it ensures performance with a SPI Clk from 0.8 MHz to 16 MHz. Your initial response means that we can use the ADC128S102 with a SPI Clk of 0.8 MHz even though its datasheet says performance is only ensured from 8 MHz to 16 MHz. Can you confirm if this is true?

    I do see under AC Electrical Characteristics fsCLK_Min for the ADC128S102 that it says 8 Min, but 0.8 TYP, which doesn't really make sense. Maybe this is implying it can be used at 0.8 MHz.

    Thanks again.

  • Hello Jonathan,

    I agree this spec is confusing. This datasheet was created about a decade ago, under a different methodology currently used now a days. 

    Both of the parts should be used with a clock frequency of 8Mhz to 16Mhz. Performance should follow datasheet specs under this condition 

    The spec you are referring to was a round about method in effort to show that the device can operate at lower clock speeds but did not support correction functionality/performance. 

    Regards

    Cynthia