Other Parts Discussed in Thread: ADS1118
HI Team,
There are some contradictory in our datasheet, in section 8.5.2 chip select it says "When CS is taken high, the serial interface is reset, SCLK is ignored, and DOUT/DRDY enters a high-impedance state. In this state, DOUT/DRDY cannot provide data-ready indication."
However in P25 it says clear the CS to high and wait the DRDY to transition to low indicating the data is ready to read.
So question: Can the DOUT/DRDY still provide data-ready indicate when the CS is pulling high?
Thanks