Hello,
I am using the above mentioned @ 800Mhz sampling rate and trying to capture the data in FPGA and I am having trouble capturing the fixed data pattern. Can someone please provide reference design for the register values and register sequencing for the proper functioning.
Thank you
