This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS62P49: Questions about ADS62P49EVM

Part Number: ADS62P49

We are reviewing "ADS62P49EVM".
I'm asking because I think there is something wrong in the circuit schematic.

ADC's Clock Out Pin seems to have the wrong polarity.
Please check.

Thank you.

  • Siwon,

    You are correct, they are swapped. This was probably done on purpose to optimize the routing between RN10_0 and the connector. The FPGA used on the captured card designed to interface to this EVM has options to use either rising edge or falling edge to sample the data so this was not issue.

    Regards,

    JIm