• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 299 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS52J90: interface circuit to multiple ADCs

FRANK1
Expert 8565 points
Part Number: ADS52J90


Hi Sir,

I will select ADS52J90 for my solution.

For the interface circuit of Figure 81 and Figure 82 in page 65~66 of datasheet,

FPGA is connected to 1 ADC via interface circuit.

How about the interface circuit the signal is interfaced to multiple ADCs?

Can you share me some design information and suggestion?

The values of these components.

Thanks.

Regards,

  • 0
    TI__Expert 6040 points

    Frank, 

    Thanks for the queiston！ we created a TINA model for that. hope it helps. when the FPGA output is an ideal source, then the value can be stay the same. when FPGA is not ideal source, you can plug into the FPGA specs and run simulation to match our idea model.

    you can also use the single ended mode with less components as Figure. 84 shows. 

    Thanks!5086.SYNC_SYSREF_BIAS.TSC