This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS7828: ADS7828 Data Hold Time requirement

Part Number: ADS7828

Hi team,

My customer is using the ADS7828 now, for the data hold time max 3.45us, whether it's only related to 100khz? For the time calculation whether it's 10%~90%. Currently the customer's Data Hold Time is even above 10us, whether it's ok? Thanks.

  • Hello, 

    The data hold time is listed based on the bus speed used, thus 3.45 is based on standard mode of 100Khz.

    If the data hold time is longer than 10us at 100Khz, then you would be violating the data setup time, thus this will not work. 

    I would recommend staying within the bounds given by the timing requirements

    Regards

    Cynthia

  • Hi Cynthia,

    My  customer's real clk frequency is 30khz(below 100khz), not sure whether it can support 10us hold time, based on my understanding about the I2C, it should be yes. May need your help to double check. Thanks. 

  • Hi Cynthia,

    Do we have some update? Thanks.

  • Hello Frank, 

    The hold and set up time do scale with the clock frequency, thus I would agree that the current rate it fine.  

    As you noted these are timing specification for I2C protocol specifications. 

    Looking at the scope shots, there should not be any issues.

    In general, the SDA data needs to change while SCL is low, and need to be stable while SCLK is high. On the 9 SCK is where there seems to be a concern, the microcontroller host should be able to change the data as in the other transmissions. 

    Regards

    Cynthia