1.According to the datasheet, the design of synchronization signal SYSREFP/M and SYNCP/M is as follows(picture 1&picture 2)
However,our design is as follow,(picture 3)
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
1.According to the datasheet, the design of synchronization signal SYSREFP/M and SYNCP/M is as follows(picture 1&picture 2)
However,our design is as follow,(picture 3)
Gabriel,
Thanks for using TI's product! if you use the simple termination, it will work, while the noise on the system may trig false event.
The datasheet recommends the common mode voltage shift to increase the noise margin. for your next hardware spin, it would be better to change that.
Thanks!
Yes the customer's design is good, no issues. the two small caps are parasitic caps. no need to put extra caps there.
Thanks!