• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 257 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS131M08: When FIFO is full

[FAE] Andrew Wang
Genius 10685 points
Part Number: ADS131M08


Hi Team,

One quick question, if customer doesn't read back data when FIFO is full, ADC keep running, will new read data continuously replace the old ones in the FIFO? Also, how DRDY behaves under such condition? if Thanks!

Andrew

  • 0
    TI__Guru 55342 points

    Hi Andrew,

    I apologize for the delay in response, I'm covering for Ryan while he is out this week and he may want to double-check me when he returns. 

    However, as it states later on in the paragraph, I believe that the old data remains in the FIFO and must be cleared by strobing SYNC/RESET to clear the FIFO's and resume normal behavior. I would expect the DRDY flag to remain while data is still loaded in the FIFO. 

  • 0 in reply to Alexander Smith
    TI__Mastermind 23755 points

    Hi Andrew,

    we are still debating how best to describe the behavior of the DRDYn pin and DRDY bits in the STATUS register in that case and how to illustrate which data are shifted out at which point. For now I will send you an email with something that I have created to explain the behavior.

    Regards,