I have a quick question about the ADC_RES register. In Tables 14, 15, and 18, it looks like ADC_RES can be set to 16. However, in every other reference - Table 54, text in Section 8.3.3 and 8.4.2, it looks like it can only go up to 14. The ADC is advertised as being up to 14 bits, so I'm just wondering, can ADC_RES actually be set to 16? In Figure 72, it looks like there are either 2 ADC_RES registers, or the same register affects 2 blocks, so I'm wondering if I'm mixing anything up.
It makes sense that SER_DATA_RATE can go to 16 bits, as that only fills out any extra bits in a word with padded zeros. As a side question, when communicating through the JESD interface, does setting SER_DATA_RATE to 16 give the same exact output as setting SING_CONV_PER_OCT to 1? Do the padded zeros show up in the same exact bits?