• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 172 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC161S626: max tcl - SCLK Low Time

Jens Tyslik
Intellectual 1610 points
Part Number: ADC161S626

Hi, 

the data from ADC161S626 is read in blocks of 8 bit. Between these reading processes is a break of ~ 5µs, in which the clock signal is low. Could this lead to an issue? In the datasheet there is only a min. SCLK Low Time of tcl = 20 ns mentioned. Is there a max. time between the readings, that should not be exceeded when reading the converted data through SPI? 

thanks, 
Jens

  • 0
    TI__Mastermind 41250 points

    Hello Jens,

    The ADC161S626 uses the SCLK for the conversion clock.  This places a maximum SCLK period limit due to leakage currents inside the device, which is specified in the datasheet as a minimum SCLK frequency of 1MHz, or 1uS max period.

    A conservative interpretation of this spec would place a maximum SCLK idle low time of 500nS.  5uS will probably work at room temperature, but at higher ambient temperatures the noise and INL specs may be degraded.

    Regards
    Keith Nicholas
    Precision ADC Applications