• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 338 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC5662: ResetIQ in interleave mode

JDJ
Expert 4486 points
Part Number: DAC5662

Hello,

When using the DAC5662 in interleave mode, it is only briefly mentioned on how to use RESETIQ. 

Are there more example timing diagrams somewhere that are more detailed than Figure 7-4 in the datasheet? 

Thanks!

  • 0
    TI__Mastermind 20541 points

    Hi JDJ,

    The RESETIQ is used to initialize the internal CLKIQ divider to the correct phase and CLKIQ and WRTIQ can be connected together.



    As shown in the section taken from datasheet. WRTIQ and CLKIQ can be connected to together. SELECTIQ are is high when data for output channel A is sent and low when data for output channel b is sent to the DAC. RESETIQ is high to initialize the phase of internal CLKDACIQ and can be kept low afterwards,

    Please make sure the setup and hold timing as shown in diagram above between WRTIQ, CLKIQ, SELECTIQ and RESETIQ is maintained.

    Regards,

    Neeraj