Part Number: ADS5407EVM
Hi,
I am looking at the design files for the ADS5407EVM evaluation module (for the ADS5407 family of ADCs). I noticed that the board layer stack indicates the stack being 10 layers all with FR4 thickness of 8 mils. According to any online microstrip calculator, it would indicate for 50ohms, you need tracks of ~14mils, yet the design has been done with 20 mil tracks. Also, the differential lines are 7.5 mils and the outputs (LVDS) that feed into an FPGA (e.g.) are 5 mils. Now ordinarily, I would say 14 mils is not far from 20 but I am wondering what is the thinking behind this. I am designing a board that is 12 layers with 6 mil FR4 height, so normally a 50ohm track is 10 mils. I would like to know this because it relates to how I lay out the board and the tracks I use. This is my input circuit so far. Any comments welcome.