The TI E2E™ design support forums will undergo maintenance from Sept. 28 to Oct. 2. If you need design support during this time, contact your TI representative or open a new support request with our customer support center.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] ADC128S102QML-SP: Power down sequence?

Part Number: ADC128S102QML-SP

In the datasheet, it is mentioned that analog power rail should ramp before digital power rail during power up.

What about during power down?  Is there guidance about proper sequencing?

Should digital power rail ramp down first, followed up analog power rail?

  • Hello,

    Yes, the same requirements also apply during power-down and the abs max condition where the digital supply (Vd) is never above the analog supply (Va) by more than 0.3V must be abided by.  See the abs max Table 6.1 where VD must never be higher than VA+0.3V.