Hi,
I am developing a programmer for TMS320F28 series used for inline test. We use Jtag port to access the chip. Recently after company signed some documents, we have received the Jtag emulation information from TI.
However there are still some information uncleared from the datasheet we received.
What we plan to do is to write the firmware to the ram via Jtag, then set the Program Counter and Stack Pointer correctly to run the firmware. Now we are able to access the memory, but seems reading or writting to Core Registers like Status Register and Program Counter is still not possible.
In document (spru430e) chapter 7.6, TI mentioned that the debug-and-test direct memory access provides access to memory, CPU registers, and memory-mapped registers. Also In CCS we can set the Program Counter through a debugger.
But with document (spruf82_c28 and sprue64), we can't access to CPU registers. (Although it says R/W for some Core Registers). Seems they are not memory mapped registers I can't find any useful information in other public documents.
In addition, In spruf82_c28 chapter 3.2.2 , it says JXREG and FXREG is accessible through JTAG, but I can find no information about these registers or how to access it.
Do we have to apply for another document (contains these information)?
Thanks in advance
Yuanlong