Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 29 subscribers
  • Views 238 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DLPC231S-Q1: Max Pin-to-Pin PCB Interconnect Recommendations - TPS99000S-Q1

Jin Cho
Prodigy 200 points
Part Number: DLPC231S-Q1
Other Parts Discussed in Thread: TPS99000S-Q1, TPS99000-Q1

Tool/software:

There are some restriction for pattern length between DLPC231S-Q1 and TPS99000S-Q1.

As I know, those signals are not high speed signals. 

Could you let me know why those signal pattern length is limited like high speed signal DMD_HSx_WDATAx_P/N?

  • 0
    TI__Expert 5130 points

    Hi Jin,

    These signals do appear to be part of what the datasheets for the DLPC23x-Q1 and TPS99000-Q1  say are high speed signals on our EVMs.

    From the DLPC23x datasheet:

    From the TPS99000 datasheet:

    Please let me check in with some teammates to see why this is the case. It is odd that we put this on what appears to be a 30 MHz signal unless I am also misunderstanding. I've gotten in touch with someone to suggest an edit in a future revision to clear up wording so this does not happen again.

    We normally issue these updates when we have enough fixes to be made or when there is a major fix required.

    I will get back to you next week when some of our key members get back, as they are out of office this week.

    Regards,
    Michael Ly

  • 0 in reply to Michael Ly
    Prodigy 200 points

    Could you please let me know the review result by Monday?

    Currently, we are designing projector using these ICs. 

  • 0 in reply to Jin Cho
    TI__Expert 5130 points

    Jin,

    I will spend a bit more time on this tomorrow (Monday my time) then to try and get you an answer. The latest may have to be Tuesday morning to noon if things do not go as planned.

    Regards,
    Michael Ly

  • +1 in reply to Michael Ly
    TI__Expert 5130 points

    Jin,

    This is what is recommended from TI and likely comes from values we have tested in the past. I would not consider this a high-speed signal, but it is one of the important signals, as PMIC_AD3_CLK is the sequencer clock / TPS9900x primary system clock.

    It is expected that the TPS9900x and the DLPC23x are on the same board and near each other. 6 inches should be more than enough length for traces between the two, but if you wish to go above this, please ensure you are validating the design.

    Regards,
    Michael Ly